Hardware/software co-design for a parallel three-dimensional bresenham’s algorithm

Tcp for data centers: Short flows and incast

New Novel FPGA Based Image Encryption Methods Using Multiple Chaotic Maps

System on Chip Implementation of Compiler Stack with a Delimiter Matching Application

Design and Implementation Hardware Architecture for Four–Quadratic Arctangent